Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - VHDL P

Search list

[VHDL-FPGA-Verilog] FPGA

Description: 数字信号处理的FPGA实现，pdf文档的电子书，经典国外教材-FPGA implementation of digital signal processing, pdf document, e-books, classic foreign materials
Platform: | Size: 8936448 | Author: 曾德忠 | Hits:

[VHDL-FPGA-Verilog] verilog

Description: 一个很好的关于verilog的PPT 第1章 EDA设计与Verilog HDL语言概述 第2章 Verilog HDL基础与开发平台操作指南 第3章 Verilog HDL程序结构 第4章 VERILOG HDL语言基本要素 第5章 面向综合的行为描述语句 第6章 面向验证和仿真的行为描述语句 第7章 系统任务和编译预处理语句 第8章 VERILOG HDL可综合设计的难点解析 第9章 高级逻辑设计思想与代码风格 第10章 可综合状态机开发实例 第11章 常用逻辑的VERILOG HDL实现 第12章 XILINX硬核模块的VERILOG HDL调用 第13章 串口接口的VERILOG HDL设计-A good verilog of PPT on Chapter 1 of EDA Design and Verilog HDL language outlined in Chapter 2 based on Verilog HDL and development platform Operations Guide Chapter 3 Verilog HDL program structure VERILOG HDL languages Chapter 4 Chapter 5 for the basic elements of an integrated behavioral description statement in Chapter 6 for the verification and simulation of the behavior of the system described in Chapter 7 mission statements and prepared statements compiled in Chapter 8 VERILOG HDL design can be integrated Difficulties in Chapter 9, advanced logic design and coding style Chapter 10 Comprehensive state machine instance can be developed in Chapter 11 to achieve common logic VERILOG HDL Chapter 12 XILINX hard core module VERILOG HDL called Chapter 13 Serial Interface VERILOG HDL design
Platform: | Size: 27825152 | Author: lyy | Hits:

[VHDL-FPGA-Verilog] project6_source

Description: VHDL D_Flip-Flops D Flip-Flop P/C layout and results of verification.
Platform: | Size: 3072 | Author: bo | Hits:

[VHDL-FPGA-Verilog] Solar-Heater

Description: 数字系统课程设计，基于VHDL的太阳能热水器智能控制系统，AD转换及接口部分需根据实际情况进行调整，代码内有标注。 功能： 可以即时获取水箱里的温度和水位； 可以通过控制系统，智能控制水箱里水的加热，以及保温； 当水箱水位很低时，可以智能加水，保证白天水箱的安全。 指标： 控制系统采用数码管以及二极管为显示界面。 其中数码管用于显示当前水箱温度、预设温度以及设置中的操作界面； 2个黄色二极管和8个绿色二极管用于显示当前水位以及加水状态； 4个红色二极管用于显示当前加热状态、保温状态，以及水箱加热状态； 3个黄色二极管表示当前水箱的安全状态。 规模： 本项目主要涉及到热水器的不同状态的显示与状态转换，以及数码管的显示与界面切换，还包括AD转换，在硬件语言中的实现与优化，难度适中。 硬件语言状态机加上各模块代码共约1000行。 -Curriculum design of digital systems, solar water heater intelligent control system based on VHDL, AD converter and interface part is to be based on the actual situation adjustments noted in the code. Functions: Instant access to temperature and water level in the tank Control systems, intelligent control the heating of the water in the tank, and insulation Can intelligently when the tank water level is very low, add water to ensure the safety of the tank during the day. Indicators: The control system uses a digital tube diode display interface. Which is the digital tube used to display the current tank temperature operation interface, preset temperature settings The two yellow diodes and eight green diode is used to display the current water level and add water status 4 red diode is used to display the current heating status, the insulating state, as well as water tank heated state 3 yellow LED indicates the current security status of the tank. Scale: This p
Platform: | Size: 406528 | Author: Wang | Hits:

[VHDL-FPGA-Verilog] T51

Description: 免费的8051 VHDL 原码。很好的风格。 完整的说明和模拟环境。 实现后的面积很小，速度很高。我比较过这个码与商业的产品， 毫不逊色，在速度上还略有优势。 验证过了串口，输出入口，定时单元及运算单元。 -Free 8051 VHDL source. Good style. Complete description and simulation environment. After achieving the small size of the high speed. I have compared this code to some commercial products. It is somehow better in speed. The serial port, P ports and timing units are verified.
Platform: | Size: 195584 | Author: lisi | Hits:

[VHDL-FPGA-Verilog] universal

Description: vhdl code of universal shift register which o/p is control by mode input
Platform: | Size: 39936 | Author: vishal | Hits:
« 1 2 3 4 5 6 7»

CodeBus www.codebus.net